VHDL Traffic Light - How to make signals viewable in simulation?

Hi there, relatively new to VHDL. At the end of this description I will post my VHDL code and Test Bench. When I simulate the code, the timing seems to be off, I want it to wait 15 clock cycles...