Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorVHDL Traffic Light - How to make signals viewable in simulation?
Hi there, relatively new to VHDL. At the end of this description I will post my VHDL code and Test Bench. When I simulate the code, the timing seems to be off, I want it to wait 15 clock cycles...
Altera_ForumHonored Contributor
Honored Contributoryou click on the sim tab, then the entity where you want to get the signal from. Then you drag the correcsponding signals you want from the objects window onto the wave window.
