VHDL TestBench syntax

Hi , what is the VHDL TestBench syntax to assert input port: seed_en='0' (from 0ns) and after 30ns assert to seed_en='1' and after 10ns(30+10=40) assert to seed_en='0' and keep it at '0' . Th...