mcorr16New Contributor6 years agovhdl signal delay block code randomly not working Hello, I'm trying to run a signal delay block I coded in VHDL on an Altera MAX II. It works "normally" but sometimes it seems it doesn't apply the delay as expexted. Do you have any idea of what I d...Show More
Vicky1Regular Contributor6 years agoHi,May I know any update or Should I consider that case to be closed?Regards,Vicky
Recent DiscussionsIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5