mcorr16New Contributor6 years agovhdl signal delay block code randomly not working Hello, I'm trying to run a signal delay block I coded in VHDL on an Altera MAX II. It works "normally" but sometimes it seems it doesn't apply the delay as expexted. Do you have any idea of what I d...Show More
Vicky1Regular Contributor6 years agoHi,May I know any update or Should I consider that case to be closed?Regards,Vicky
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: