Altera_ForumHonored Contributor18 years agovhdl Ram block not compiled and fitted as such Basically i have written my own simple ram block in vhdl, which is dual port which the cyclone 2 should easily be able to happen. however whenever i compile and fit it the software just puts it into ...Show More
Altera_ForumHonored Contributor18 years agoPosting your source code or a relevant snippet would be helpful, too. :)
Recent DiscussionsRegarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational path