VHDL Quartus Simulation, Libraries and Packages

Hello, I have: an entity that implements a circuit for parity check: it have as input an 8 bit std_logic_vector and an std_logic as output. It is located in the folder: C:\User\Desktop\Conversioni...