Altera_Forum
Honored Contributor
Honored ContributorVHDL mod operator
Thank you. problem solved
Forum Discussion
Altera_ForumHonored Contributor
Honored ContributorGlad you got the errors fixed. Given the code has no clock, and the use of the mod operator, I assume the data rate is extremely slow.
