Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

VHDL latches

Hello, I have a warnings in Quartus: Warning (10631): VHDL Process Statement warning at dma.vhd(449): inferring latch(es) for signal or variable "din_exp", which holds its previous value i...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

I, often, use the 2 block style for state machines when I wish to write conditions like

"if state_current = SOME_STATE and state_next = SOME_OTHER_STATE then ....".

Other than that, I also prefer the 1 block style.

And implementation wise, it's the same.