Forum Discussion

Honored Contributor

9 years ago

VHDL JK FlipFlop Error, Please help

Hello. As you can see in the figure 1, We can make a JK flipflop with 2 ANDs and 2 NORs and two internal signals. So I've written a very simple code in ModelSim to make and simulate a JK FlipF...

multiple-attachments.zip482 KB

Altera_Forum

Honored Contributor

9 years ago

As I mentioned in a sentence before that sentence, I've corrected that mistake. Here is the full testbench code:

http://oi65.tinypic.com/15n95zc.jpg

this code gives me those warnings. wierd.

Here is the all VHDL files, I'd be glad if someone check them and see if they're working.

download here (https://www.mediafire.com/?53t544z55q0hhea)

Forum Discussion

VHDL JK FlipFlop Error, Please help

Recent Discussions

Quartus messages web search goes to Intel

Duplicate_hierarchy_depth / duplicate_register

how to reduce clock skew between synchronous clock

Quartus - Users getting license Notification with new license applied

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?