Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorVHDL JK FlipFlop Error, Please help
Hello. As you can see in the figure 1, We can make a JK flipflop with 2 ANDs and 2 NORs and two internal signals. So I've written a very simple code in ModelSim to make and simulate a JK FlipF...
Altera_ForumHonored Contributor
Honored Contributorwell as you can see I just mapped the signals in the testbench, there is a question here. should I also port map a signal in the JK code?
