Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorvhdl file syntax or logic error result in that ...unable open .vcd
Hi, I am new to Quartus II. I have created a very simple program for shift register in VHDL. It was successfully compiled. Then I create the input wave forms and saved it. When I run it, the la...
Altera_ForumHonored Contributor
Honored Contributorbrr...
really? is testbench for VHDL converted to Verilog? I heard that 'reg' is reserved word for Verilog. I don't trust anything from software guys until deep explorer.
