Forum Discussion
Altera_Forum
Honored Contributor
8 years agoVHDL Error. Type of identifier does not agree with it's usage
library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std; entity multi_main_file is port( Clock,rese...
Altera_Forum
Honored Contributor
8 years agoThanks Man! the problem has been solved ! but another one popped out. I will let you know another one if you could help me ?