Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorVHDL Error. Type of identifier does not agree with it's usage
library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std; entity multi_main_file is port( Clock,rese...
Altera_ForumHonored Contributor
Honored ContributorI have seen the code (start using code tags), but try to answer the question in a sentence, with words, not wit code. what would you answer?
[edit] I did not see that part, but try to compare that code to the one in the other (I guess file) you copied here. What is different?