Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorVHDL Error. Type of identifier does not agree with it's usage
library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; use ieee.numeric_std; entity multi_main_file is port( Clock,rese...
Altera_ForumHonored Contributor
Honored Contributorwhat are the types of the ports on mux_aluop? and what types do you map onto that?
