VHDL Configuration Specification and Functional Simulation

Hello to everyone, I have: *) an entity (a trivial and 2-input) with 3 architectures *) a configuration specification (at the end of the entity file itself, in which specific for the entity to use...