Altera_ForumHonored Contributor11 years agoVHDL code help! Hi guys, I have written out this code, but it gave me error that type R1-R5 is incompatible with A-E. Please help !!!FSMEXlab.txt2 KB
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: