Forum Discussion
Altera_Forum
Honored Contributor
7 years agoin VHDL, & is the concatenate operator, not the "and" operator.
You need to replace all & with andin VHDL, & is the concatenate operator, not the "and" operator.
You need to replace all & with and