Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

VHDL Code for a Mealy machine with two inputs and one output.

Hi guys, I'm new here. What would be the VDHL code for this Mealy machine? Thanks A sequential circuit with two Dflip-flops Aand B, two inputs, xand y; and one output z specified by the followi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

Hi,

1. It`s syntax error about If statement, follow below syntax, 

if condition1 then
target := expression1;
elsif condition2 then
target := expression2;
·
·
·
elsif conditionN-1 then
target := expressionN-1;
else
target := expressionN;
end if;

2. if((data_in1 = '0') & (data_in2 = '0'))then -------- Here replace “&” with and

3. data_out<= "000"; ----- here data_out is 2 bit so assign 2 bits like : data_out<= "00";

Best Regards

Vikas Jathar

(This message was posted on behalf of Intel Corporation)