Altera_ForumHonored Contributor12 years agoVHDL Case Statement selection with "OR" Hi, this seems to be something basic, but I just couldn't figure it out... Would be thankful if anything can help! I am trying to do a case statement: PROCESS(CLK) BEGIN IF (RISING_...Show More
Altera_ForumHonored Contributor12 years agoThanks, that's it! Can't believe parentheses can cause that much problems :)
Recent DiscussionsQuartus 13.1 including Signal Tap LicenseOnce again about CTRL+LUnable to download QuartusQuartus Prime 25.1 installation issueFree Agilex3 license is non-commercial?