Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

VHDL : Problem with 4-Bit Adder and Subtractor !

Hi I want to make a 4-Bit Adder and Subtractor with VHDL I have created 1-Bit Full-Adder , XOR Gate ( for Subtract ) and a 4-Bit Adder as shown below : Full-Adder : LIBRARY ieee; USE i...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

No , I have no diagram !

I think the main problem is : "How to change Sum Value ( or calc Sum again ) after changing Mode Value ?"

this rule that the Port maps are continuously connected, is an important thing that i should attent to. I think I cant make this rule in my code !