Forum Discussion

New Contributor

5 years ago

Verilog

I have a question where I need to stay for certain amount of time looping in the code. I'm facing the problem of applying the clock to the circuit. Example: module ................ .................

Sebastian_M_Intel

New Contributor

5 years ago

Hello VerLearn,

Thank you for posting on the Intel® communities.

We would like to inform you that we have a forum for these specific issues and products, so we are moving it to the "Intel® Quartus® Prime Software" subforum so you can get better support for this matter.

https://community.intel.com/t5/Intel-Quartus-Prime-Software/bd-p/quartus-prime-software

Best regards,

Sebastian M

Intel Customer Support Technician

Forum Discussion

Verilog

Recent Discussions

Duplicate_hierarchy_depth / duplicate_register

how to reduce clock skew between synchronous clock

Quartus - Users getting license Notification with new license applied

Quartus messages web search goes to Intel

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?