Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Verilog Warning: No clocks defined in design

I'm using Cyclone IV DE2-115 board, I have tried connecting the CLOCK_50 input to the clocks pin according to this manual ftp://ftp.altera.com/up/pub/altera_material/13.0/boards/de2-115/de2_115_user_...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

No clocks defined means you didn't create a .sdc file for timing analysis. You need to constrain the design.