Verilog, SV- data types confusion (logic, reg, wire...)

Hello, I am having some confusion in understanding the purpose and usage of some SV and verilog data types. In verilog, what is the difference between wire and reg ? When driving a port or con...