Verilog simulation

I wonder if what I've in mind is possible. Imagine I've a 64bit counter that rolls to 0 when the count is 64'hFFFFFFFFFFFFFF0. The counter is described in Verilog code. The counter has no s...