Verilog simulation model for ncverilog and ncsim

Dear Sir,

I'm working on a project using the ddr3 on the Atria V starter kit. After generate the sdram controller from Quarts II, I have a problem to do the simulation with ncverilog. Qsys has provided a running script, but having no simulation model for some encryption modules. How to fix the problem? Thanks.

Peter