Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Verilog Question with Quartus.

I use verilog in my Quartus designs and like using the "parameter" statements. When I design a new module and use the statements everything works fine. My problem is when I change the value of the ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

I had a similar problem when I converted a Verilog module to a symbol for use on a schematic. Changes to the parameter file were not updated in the symbols. Are you using symbols?