MingBai
New Contributor
4 years agoVERILOG_MACRO
Dear,
I haved defined a Verilog macro in the .qsf file.
But the results are far from expectations.
Is it a software bug?
We do not receive any response from you to the previous question that I have provided. This thread will be transitioned to community support.
If you have a new question, feel free to open a new thread to get the support from Intel experts.
Otherwise, the community users will continue to help you on this thread.
Thank you.