MingBai
New Contributor
4 years agoVERILOG_MACRO
Dear,
I haved defined a Verilog macro in the .qsf file.
But the results are far from expectations.
Is it a software bug?
Hi,
Could you kindly explain in more detailed about your query?
Regards,
Pavee