Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorVerilog: is else statement mandatory
I'm reviewing a program written by another developer, and have noticed that they frequently leave out the final else in if/else statements, nor do they always assign values to all variables from one ...
Altera_ForumHonored Contributor
Honored ContributorIn every language, if the condition is true then action1 else action2.
you are free to use if only or add else or else if depending on what you want to do in each case. If a variable is not assigned in a construct then it retains its value. In synthesisable HDL, this means a latch or register(if clked).
