Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Verilog error. Supposedly can't find pin, but it's there

Hi, I'm using the Max+Plus II suite to develop a Verilog project. I have an annoying problem, which I have reduced to the following toy example. I have one file mini.v (which compiles flawlessl...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Probably because your maxi module doesn't declare the C output correctly, should be:

module maxi( A, B, rlj, C);

input A, B, rlj;

output [1:0] C;

wire [1:0] C;