Verilog $display(" ") equivalent/does not compile in VHDL ?

Hello, I have been looking for the equivalent of the $display("") command in VHDL for some time now: main_clock: process begin CLK_CPU<='1'; wait for TClock/2; $displa...