Verilog Constants/Paremters accross Verilog Files?

Hi Guys, I'm teaching myself verilog atm, (i've done small VHDL before). My question is: how can i define and share constants accross .v files? For instance in C: Say you want to...