Verilog 2005 Module Synax: No localparam port declaration allowed!

Dear Intel, It came to my attention when I tried some Verilog code, that Quartus synthesis and Modelsim do not deal with Verilog 2005 in the same way when it comes to defining local parameters in t...