Forum Discussion
Altera_Forum
Honored Contributor
7 years agoThe DSP blocks on your FPGA do not support floating-point addition and hence, they cannot be used in the vector add example. Only the DSPs in Arria 10 and above support floating-point addition.