Forum Discussion
Altera_Forum
Honored Contributor
15 years agoDoes modelsim have any problem with simulating 'integer' signals??
This is because I'm finding that the simulation gives error with output signal as 'integer' but works fine if the same signal is changed to 'std_logic_vector'.