Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Using assert() report in VHDL

Hello! I'm trying to use command assert(...) report "..." in Quartus 9.1 to debug my project. I've tested different combinations of this command according to the literature in the Internet, but...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Are you sure you're using assert correctly. it only does the report if the thing inside the brackets is false. I remember it by:

assert all_is_good report "Something went wrong" severity failure;