Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Undefined module: altera_pll was used

Hello, I'm simulating a Quartus design in Active-HDL and I'm getting the following error: Undefined module: altera_pll was used. Port connection rules will not be checked at such instantiatio...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Hello,

I also have a same problem. I've used .vo file and altera_lnsim.sv file. Then I've seen a message like below.

# ** Warning: (vsim-3017) <work_area>/sim_PLL_ArriaV/RTL/ALT_PLL_CLK.vo(51): [TFMPC] - Too few port connections. Expected 25, found 5.

ALT_PLL_CLK.vo is a generated file. I've checked altera_lnsim.sv file and there were 25 ports in the altera_pll

module. But there are only 5 ports in altera_pll in ALT_PLL_CLK.vo.

Could you tell me what is a problem?