Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

tx_clkout in alt2gx

I am working with alt2gx modul, and I can't understand the conection between the clocks, nad data rate. If I have 8 bits channel width, and the input clock fo pll is 156MHz, and I want to work at ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

The input clock rate is pretty configurable such that it is endependent of your serial or parallel data rate. What's the parallel data width coming in/out of the module? Are you doing anything that adds/loses data, like 8b10b?