Turn off vacuous success in SystemVerilog assertions

How to turn off vacuous success while writing SystemVerilog assertions? I found $assertvacuousoff system task in IEEE 1800-2009 SV LRM but cannot interpret the syntax.