MauroChimNew Contributor4 years agoTroubles with Questa and gatelevel simulations I've just installed Quartus Prime Lite 21.1 and for first time trying use the Questa Intel Starter FPGA in place of Modelsim. All seem quite compatible, i should even say the same program with anoth...Show More
sstrellSuper Contributor4 years agoWhat is your target device? Newer families don't support timing-based gate-level simulations.
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG