too many sdc constraints?

Is there such a thing as too many sdc constraints. I ended up producing over 2000 multicycle and false path constraints. my design fills a stratix V to 70%. And my main system clock is around 200M...