To high result, serial fir filter VHDL

Hey, I'm beginner at VHDL and I have a problem with my serial fir filter with LUT: LUT table: not all library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; entity lu...