Altera_ForumHonored Contributor8 years agoTiming violations with a reset signal I created a global reset signal, which is active low. Generating reset signal codes are from Reset_Delay.v as an example from Altera site. (https://cloud.altera.com/devstore/platform/16.0.0/stan...Show More
Altera_ForumHonored Contributor8 years agoI see. Thanks you guys, Let me try what you guys mentioned. Regards,
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG