Altera_ForumHonored Contributor8 years agoTiming violations with a reset signal I created a global reset signal, which is active low. Generating reset signal codes are from Reset_Delay.v as an example from Altera site. (https://cloud.altera.com/devstore/platform/16.0.0/stan...Show More
Altera_ForumHonored Contributor8 years agoI see. Thanks you guys, Let me try what you guys mentioned. Regards,
Recent DiscussionsInvalid license key (inconsistent authentication code)Regarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ Guide