Altera_ForumHonored Contributor16 years agoTiming-Driven Synthesis is skipped... When I run Quartus, I *always* get the message "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist". This happens no matter what settings I use. Any idea what is ...Show More
Altera_ForumHonored Contributor16 years agois there anyway to discover which ones it complains about? and does this warning matter?
Recent DiscussionsMailbox Client IP - SEND_CERTIFICATE command through FPGA fabricQuartus did not startQuartusPro25.3 STA Erroragilex7 ram back-annotationQuartus crashes on long carry chain in Agilex 5 FPGAs