Forum Discussion

Elegan's avatar
Elegan
Icon for New Contributor rankNew Contributor
4 years ago

Timing Constraints to Active Serial Ports

Is there a possibility to put Timing Constraints (set_input_delay, set_output_delay) to the Active Serial Ports? (AS_Data, ...) Found a similar question in following post, but no solution. https:...
RichardT_altera's avatar
RichardT_altera
Icon for Super Contributor rankSuper Contributor
4 years ago

Hi @Elegan

I haven't try the constraints on Active Serial Ports but I think you can put the timing constraint since it is kind of IO.

You may checkout the I/O Constraints in the Timing Analyzer cookbook (link below):

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbook.pdf

Best Regards,
Richard Tan

p/s: If any answer from the community or Intel support are helpful, please feel free to give Kudos.

  • Elegan's avatar
    Elegan
    Icon for New Contributor rankNew Contributor
    4 years ago

    Hi Richard,

    yes, I assume that it must be somehow possible to put timing constraints on the Active Serial Ports.

    The problem is, I don't know how to address them.

    I am using the altera_asmi2_qspi_interface_asmiblock to connect to a qspi-flash located at the Active Serial Ports. (Somehow a custom ASMI Paralell FPGA IP)

    Unfortunately I can't find the atom_ports in Timequest. Also no results when searching for *dclk a.s.o.

    The only dedicated Pins I could find were the jtag-pins (altera_reserved_tck ...).

    I also searched for an .sdc of the "ASMI Parallel II Intel FPGA IP", which uses the same block to connect to the Active Serial Ports, but without success.

    Best Regards,

    Christian