Timing Constraints for Source Sync Interface with clock coming out of FSM (not PLL)

What I want to do, is to write an SPI Master that drives both the SCLK (ouput) and MOSI (output) from the FSM and also samples MISO (input) in the FSM. E.g. I clock the FSM process with a 50 MH...