Timing Constraints.

Hi sir/madam. I'm working on MAX10 FPGA to interface USB 2.0 with FPGA to send image data pixels to PC . Problem is my verilog design is not able achieve timing constraints (designed for 60 MHz cl...