Timing constrain between pll clock and clock divisor

Hi, i have a PLL that generate three clock frequencies: 10MHz, 20MHz and 48MHz. The 20MHz clock is used to generate a 555KHz clock dividing the 20Mhz by 36. I setted up the Timing analyzer with...