Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Timing Analysis Report

I have done a static timing analysis using TimeQuest Timing Analyzer for 100 MHz clock frequency for my design. I have got the following reports: Info (332140): No Setup paths to report I...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

It is likely your design is simple input assigned to output through one set of registers so there is no internal path. still you may have external io paths if you declare set_input_delay etc.