Timing analysis - Timing requirements not met

Hello, When compiling my project I get two critical warning errors : 1. Critical Warning (14997): The FPGA to HPS SDRAM PLL reference clock path is not timing analyzed and could be subject to ji...